View AT17LV65A_285252.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

Features
* EE Programmable 65,536 x 1-, 131,072 x 1-, 262,144 x 1-, 524,288 x 1-, 1,048,576 x 1- and * * * * * * * * * * *
2,097,152 x 1-bit Serial Memories Designed to Store Configuration Programs for Altera FLEX (R) and APEX FPGAs (Device Selection Guide Included) Available as a 3.3V (10%) and 5.0V (5% Commercial, 10% Industrial) Version In-System Programmable (ISP) via 2-wire Bus Simple Interface to SRAM FPGAs Compatible with Atmel AT6000, AT40K and AT94K Devices, Altera FLEX (R), APEXTM Devices, Lucent ORCA(R) FPGAs, Xilinx XC3000TM, XC4000TM, XC5200TM, Spartan(R), Virtex(R) FPGAs, Motorola MPA1000 FPGAs Cascadable Read-back to Support Additional Configurations or Higher-density Arrays Very Low-power CMOS EEPROM Process Programmable Reset Polarity Available 8-lead PDIP, 20-lead PLCC and 32-lead TQFP Packages (Pin Compatible Across Product Family) Emulation of Atmel's AT24CXXX Serial EEPROMs Low-power Standby Mode High-reliability - Endurance: 100,000 Write Cycles - Data Retention: 90 Years for Industrial Parts (at 85C) and 190 Years for Commercial Parts (at 70C)
FPGA Configuration EEPROM Memory AT17LV65A AT17LV128A AT17LV256A AT17LV512A AT17LV010A AT17LV002A 3.3V and 5V System Support
Description
The AT17A series FPGA configuration EEPROMs (Configurators) provide an easy-touse, cost-effective configuration memory for Field Programmable Gate Arrays. The AT17A series device is packaged in the 8-lead PDIP (1), 20-lead PLCC and 32-lead TQFP, see Table 1. The AT17A series configurator uses a simple serial-access procedure to configure one or more FPGA devices. The user can select the polarity of the reset function by programming four EEPROM bytes.These devices also support a write-protection mechanism within its programming mode.
Note: 1. The 8-lead LAP, PDIP and SOIC packages for the AT17LV65A/128A/256A do not have an A label. However, the 8-lead packages are pin compatible with the 8-lead package of Altera's EEPROMs, refer to the AT17LV65/128/256/512/010/002/040 datasheet available on the Atmel web site for more information.
The AT17A series configurators can be programmed with industry-standard programmers, Atmel's ATDH2200E Programming Kit or Atmel's ATDH2225 ISP Cable. Table 1. AT17A Series Packages
AT17LV65A/ AT17LV128A/ AT17LV256A Yes Yes -
Package 8-lead PDIP 20-lead PLCC 32-lead TQFP
AT17LV512A Yes Yes -
AT17LV010A Yes Yes Yes
AT17LV002A - Yes Yes
Rev. 2322D-CNFG-07/02
1
Pin Configuration
8-lead PDIP
DATA DCLK (1) (WP ) RESET/OE nCS
1 2 3 4
8 7 6 5
VCC SER_EN (A2) nCASC GND
20-lead PLCC
NC DATA NC VCC NC 3 2 1 20 19 nCS GND NC (A2) nCASC NC 9 10 11 12 13
DCLK WP1(2) NC NC (WP(1)) RESET/OE
4 5 6 7 8
18 17 16 15 14
SER_EN NC NC NC (READY(2)) NC
32-lead TQFP
NC DATA NC NC NC VCC NC NC 32 31 30 29 28 27 26 25
NC DCLK NC (3) (WP1 ) NC NC NC RESET/OE NC
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
24 23 22 21 20 19 18 17
NC SER_EN NC NC READY NC NC NC
Notes:
1. This pin is only available on AT17LV65A/128A/256A devices. 2. This pin is only available on AT17LV512A/010A/002A devices. 3. This pin is only available on AT17LV010A/002A devices.
2
AT17LV65A/128A/256A/512A/002A
2322D-CNFG-07/02
NC nCS NC GND NC NC (A2) nCASC NC
AT17LV65A/128A/256A/512A/002A
Block Diagram
SER_EN WP1(2) OSCILLATOR CONTROLL
OSCILLATOR
(3)
POWER ON RESET
DCLK READY
(2)
RESET/OE (1) (WP )
nCS
nCASC
Notes:
1. This pin is only available on AT17LV65A/128A/256A devices. 2. This pin is only available on AT17LV512A/010A/002A devices.
3
2322D-CNFG-07/02
Device Description
The control signals for the configuration EEPROM (nCS, RESET/OE and DCLK) interface directly with the FPGA device control signals. All FPGA devices can control the entire configuration process and retrieve data from the configuration EEPROM without requiring an external controller. The configuration EEPROM's RESET/OE and nCS pins control the tri-state buffer on the DATA output pin and enable the address counter and the oscillator. When RESET/OE is driven Low, the configuration EEPROM resets its address counter and tristates its DATA pin. The nCS pin also controls the output of the AT17A series configurator. If nCS is held High after the RESET/OE pulse, the counter is disabled and the DATA output pin is tri-stated. When nCS is driven subsequently Low, the counter and the DATA output pin are enabled. When RESET/OE is driven Low again, the address counter is reset and the DATA output pin is tri-stated, regardless of the state of the nCS. When the configurator has driven out all of its data and nCASC is driven Low, the device tri-states the DATA pin to avoid contention with other configurators. Upon power-up, the address counter is automatically reset. This is the default setting for the device. Since almost all FPGAs use RESET Low and OE High, this document will describe RESET/OE.
4
AT17LV65A/128A/256A/512A/002A
2322D-CNFG-07/02
AT17LV65A/128A/256A/512A/002A
Pin Description
AT17LV65A/ AT17LV128A/ AT17LV256A Name DATA DCLK WP1 RESET/OE nCS GND nCASC A2 READY SER_EN VCC O 12 I O I - 18 20 - 7 8 15 18 20 20 23 27 15 18 20 20 23 27 6 12 15 12 15 I/O I/O I I I I 20 PLCC 2 4 - 8 9 10 8 PDIP 1 2 - 3 4 5 AT17LV512A/ AT17LV010A 20 PLCC 2 4 5 8 9 10 32 TQFP 31 2 4 7 10 12 AT17LV002A 20 PLCC 2 4 5 8 9 10 32 TQFP 31 2 4 7 10 12
DATA DCLK
Three-state DATA output for configuration. Open-collector bi-directional pin for programming. Clock output or clock input. Rising edges on DCLK increment the internal address counter and present the next bit of data to the DATA pin. The counter is incremented only if the RESET/OE input is held High, the nCS input is held Low, and all configuration data has not been transferred to the target device (otherwise, as the master device, the DCLK pin drives Low). WRITE PROTECT (1). This pin is used to protect portions of memory during programming, and it is disabled by default due to internal pull-down resistor. This input pin is not used during FPGA loading operations. This pin is only available on AT17LV512A/010A/002A devices. Output Enable (active High) and RESET (active Low) when SER_EN is High. A Low logic level resets the address counter. A High logic level (with nCS Low) enables DATA and permits the address counter to count. In the mode, if this pin is Low (reset), the internal oscillator becomes inactive and DCLK drives Low. The logic polarity of this input is programmable and must be programmed active High (RESET active Low) by the user during programming for Altera applications. Write protect (WP) input (when nCS is Low) during programming only (SER_EN Low). When WP is Low, the entire memory can be written. When WP is enabled (High), the lowest block of th e memory cann ot be written . This p in is o nly ava ila ble o n AT17LV65A/128A/256A devices.
WP1
RESET/OE
WP
5
2322D-CNFG-07/02
nCS
Chip Select input (active Low). A Low input (with OE High) allows DCLK to increment the address counter and enables DATA to drive out. If the AT17A series is reset with nCS Low, the device initializes as the first (and master) device in a daisy-chain. If the AT17A series is reset with nCS High, the device initializes as a subsequent AT17A series device in the chain. Ground pin. A 0.2 F decoupling capacitor between VCC and GND is recommended. Cascade Select Output (active Low). This output goes Low when the address counter has reached its maximum value. In a daisy-chain of AT17A series devices, the nCASC pin of one device is usually connected to the nCS input pin of the next device in the chain, which permits DCLK from the master configurator to clock data from a subsequent AT17A series device in the chain. Device selection input, A2. This is used to enable (or select) the device during programming (i.e., when SER_EN is Low). A2 has an internal pull-down resistor. Open collector reset state indicator. Driven Low during power-on reset cycle, released when power-up is complete. (recommended 4.7 k pull-up on this pin if used). Serial enable must be held High during FPGA loading operations. Bringing SER_EN Low enables the 2-wire Serial Programming Mode. For non-ISP applications, SER_EN should be tied to VCC. 3.3V (10%) and 5.0V (5% Commercial, 10% Industrial) power supply pin.
GND nCASC
A2 READY SER_EN
VCC
6
AT17LV65A/128A/256A/512A/002A
2322D-CNFG-07/02
AT17LV65A/128A/256A/512A/002A
FPGA Master Serial Mode Summary
The I/O and logic functions of any SRAM-based FPGA are established by a configuration program. The program is loaded either automatically upon power-up, or on command, depending on the state of the FPGA mode pins. In Master mode, the FPGA automatically loads the configuration program from an external memory. The AT17A Serial Configuration EEPROM has been designed for compatibility with the Master Serial mode. This document discusses the Altera FLEX FPGA device interfaces
Control of Configuration
Most connections between the FPGA device and the AT17A Serial EEPROM are simple and self-explanatory. * * * * The DATA output of the AT17A series configurator drives DIN of the FPGA devices. The master FPGA DCLK output or external clock source drives the DCLK input of the AT17A series configurator. The nCASC output of any AT17A series configurator drives the nCS input of the next configurator in a cascaded chain of EEPROMs. SER_EN must be connected to VCC (except during ISP).
Cascading Serial Configuration EEPROMs
For multiple FPGAs configured as a daisy-chain, or for FPGAs requiring larger configuration memories, cascaded configurators provide additional memory. After the last bit from the first configurator is read, the next clock signal to the configurator asserts its nCASC output low and disables its DATA line driver. The second configurator recognizes the low level on its nCS input and enables its DATA output. After configuration is complete, the address counters of all cascaded configurators are reset if the RESET/OE on each configurator is driven to a Low level. If the address counters are not to be reset upon completion, then the RESET/OE input can be tied to a High level.
AT17A Series Reset Polarity Programming Mode
The AT17A series configurator allows the user to program the polarity of the RESET/OE pin as either RESET/OE or RESET/OE. This feature is supported by industry-standard programmer algorithms. The programming mode is entered by bringing SER_EN Low. In this mode the chip can be programmed by the 2-wire serial bus. The programming is done at VCC supply only. Programming super voltages are generated inside the chip. The AT17LV65A/128A/256A enters a low-power standby mode whenever nCS is asserted High. In this mode, the configurator consumes less than 50 A of current at 3.3V (100 A for the AT17LV512A/010A/002A). The output remains in a high-impedance state regardless of the state of the RESET/OE input.
Standby Mode
7
2322D-CNFG-07/02
Absolute Maximum Ratings*
Operating Temperature.................................... -40C to +85 C Storage Temperature ..................................... -65 C to +150C Voltage on Any Pin with Respect to Ground ..............................-0.1V to VCC +0.5V Supply Voltage (VCC ) .........................................-0.5V to +7.0V Maximum Soldering Temp. (10 sec. @ 1/16 in.)............. 260C ESD (RZAP = 1.5K, CZAP = 100 pF)................................. 2000V *NOTICE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those listed under operating conditions is not implied. Exposure to Absolute Maximum Rating conditions for extended periods of time may affect device reliability.
Operating Conditions
3.3V Symbol Description Commercial VCC Industrial Supply voltage relative to GND -0C to +70C Supply voltage relative to GND -40C to +85C Min 3.0 3.0 Max 3.6 3.6 Min 4.75 4.5 5V Max 5.25 5.5 Units V V
8
AT17LV65A/128A/256A/512A/002A
2322D-CNFG-07/02
AT17LV65A/128A/256A/512A/002A
DC Characteristics
VCC = 3.3V 10%
AT17LV65A/ AT17LV128A/ AT17LV256A Symbol VIH VIL VOH VOL VOH VOL ICCA IL ICCS Description High-level Input Voltage Low-level Input Voltage High-level Output Voltage (IOH = -2.5 mA) Low-level Output Voltage (IOL = +3 mA) High-level Output Voltage (IOH = -2 mA) Low-level Output Voltage (IOL = +3 mA) Supply Current, Active Mode Input or Output Leakage Current (VIN = VCC or GND) Commercial Supply Current, Standby Mode Industrial 100 100 150 A -10 2.4 Industrial 0.4 5 10 50 -10 0.4 5 10 100 -10 0.4 5 10 150 V mA A A Commercial 0.4 2.4 0.4 2.4 0.4 V V Min 2.0 0 2.4 Max VCC 0.8 AT17LV512A/ AT17LV010A Min 2.0 0 2.4 Max V CC 0.8
AT17LV002A Min 2.0 0 2.4 Max V CC 0.8 Units V V V
DC Characteristics
VCC = 5V 5% Commercial; VCC = 5V 10% Industrial
AT17LV65A/ AT17LV128A/ AT17LV256A Symbol VIH VIL VOH VOL VOH VOL ICCA IL ICCS1 Description High-level Input Voltage Low-level Input Voltage High-level Output Voltage (IOH = -2.5 mA) Low-level Output Voltage (IOL = +3 mA) High-level Output Voltage (IOH = -2 mA) Low-level Output Voltage (IOL = +3 mA) Supply Current, Active Mode Input or Output Leakage Current (VIN = VCC or GND) Commercial Supply Current, Standby Mode Industrial 150 200 350 A -10 3.6 Industrial 0.37 10 10 75 -10 0.37 10 10 200 -10 0.37 10 10 350 V mA A A Commercial 0.32 3.76 0.32 3.76 0.32 V V Min 2.0 0 3.7 Max VCC 0.8 AT17LV512A/ AT17LV010A Min 2.0 0 3.86 Max V CC 0.8
AT17LV002A Min 2.0 0 3.86 Max V CC 0.8 Units V V V
9
2322D-CNFG-07/02
AC Characteristics
nCS
TSCE TSCE RESET/OE TLC DCLK TOE TCE DATA TOH TCAC TOH TDF THC THOE
THCE
AC Characteristics when Cascading
RESET/OE
nCS
DCLK TCDF DATA LAST BIT TOCK nCASL TOCE TOCE TOOE FIRST BIT
10
AT17LV65A/128A/256A/512A/002A
2322D-CNFG-07/02
AT17LV65A/128A/256A/512A/002A
AC Characteristics
VCC = 3.3V 10%
AT17LV65A/128A/256A Commercial Symbol TOE(1) TCE
(1)
AT17LV512A/010A/002A Commercial Min Max 50 55 55 0 55 50 25 25 30 0 25 15 25 25 35 0 25 10 0 50 Industrial Min Max 55 60 60 Units ns ns ns ns ns ns ns ns ns ns MHz
Industrial Min Max 55 60 80 0
Description OE to Data Delay CE to Data Delay CLK to Data Delay Data Hold from CE, OE, or CLK CE or OE to Data Float Delay CLK Low Time CLK High Time CE Setup Time to CLK (to guarantee proper counting) CE Hold Time from CLK (to guarantee proper counting) OE High Time (guarantees counter is reset) Maximum Input Clock Frequency
Min
Max 50 60 75
TCAC(1) TOH TDF(2) TLC THC TSCE THCE THOE FMAX
0 55 25 25 35 0 25 10
25 25 60 0 25 10
Notes:
1. AC test lead = 50 pF. 2. Float delays are measured with 5 pF AC loads. Transition is measured 200 mV from steady-state active levels.
AC Characteristics when Cascading
VCC = 3.3V 10%
AT17LV65A/128A/256A Commercial Symbol TCDF(2) TOCK TOCE
(1) (1)
AT17LV512A/010A/002A Commercial Min Max 50 50 35 35 12.5 10 Industrial Min Max 50 55 40 35 Units ns ns ns ns MHz
Industrial Min Max 60 60 60 45 8
Description CLK to Data Float Delay CLK to CEO Delay CE to CEO Delay RESET/OE to CEO Delay Maximum Input Clock Frequency
Min
Max 60 55 55 40
TOOE(1) FMAX
8
Notes:
1. AC test lead = 50 pF. 2. Float delays are measured with 5 pF AC loads. Transition is measured 200 mV from steady-state active levels.
11
2322D-CNFG-07/02
AC Characteristics
VCC = 5V 5% Commercial; VCC = 5V 10% Industrial
AT17LV65A/128A/256A Commercial Symbol TOE TCE
(1) (1) (1)
AT17LV512A/010A/002A Commercial Min Max 30 45 50 0 50 50 20 20 20 0 20 15 20 20 25 0 20 15 0 50 Industrial Min Max 35 45 50 Units ns ns ns ns ns ns ns ns ns ns MHz
Industrial Min Max 35 45 55 0
Description OE to Data Delay CE to Data Delay CLK to Data Delay Data Hold from CE, OE, or CLK CE or OE to Data Float Delay CLK Low Time CLK High Time CE Setup Time to CLK (to guarantee proper counting) CE Hold Time from CLK (to guarantee proper counting) OE High Time (guarantees counter is reset) Maximum Input Clock Frequency
Min
Max 30 45 50
TCAC TOH
0 50 20 20 35 0 20 12.5
TDF(2) TLC THC TSCE THCE THOE FMAX
20 20 40 0 20 12.5
Notes:
1. AC test lead = 50 pF. 2. Float delays are measured with 5 pF AC loads. Transition is measured 200 mV from steady-state active levels.
AC Characteristics when Cascading
VCC = 5V 5% Commercial; VCC = 5V 10% Industrial
AT17LV65A/128A/256A Commercial Symbol TCDF(2) TOCK TOCE
(1) (1)
AT17LV512A/010A/002A Commercial Min Max 50 35 35 30 12.5 12.5 Industrial Min Max 50 40 35 30 Units ns ns ns ns MHz
Industrial Min Max 50 40 35 35 10
Description CLK to Data Float Delay CLK to CEO Delay CE to CEO Delay RESET/OE to CEO Delay Maximum Input Clock Frequency
Min
Max 50 35 35 30
TOOE(1) FMAX
10
Notes:
1. AC test lead = 50 pF. 2. Float delays are measured with 5 pF AC loads. Transition is measured 200 mV from steady-state active levels.
12
AT17LV65A/128A/256A/512A/002A
2322D-CNFG-07/02
AT17LV65A/128A/256A/512A/002A
Thermal Resistance Coefficients(1)
Package Type 8P3 Plastic Dual Inline Package (PDIP) JC [C/W] JA [C/W](2) JC [C/W] JA [C/W] JC [C/W] JA [C/W](2) JC [C/W] JA [C/W]
(2) (2)
AT17LV65A/ AT17LV128A/ AT17LV256A
AT17LV512A/ AT17LV010A 37 107
AT17LV002A
35 90
35 90
35 90
20J
Plastic Leaded Chip Carrier (PLCC) Thin Plastic Quad Flat Package (TQFP) Plastic Leaded Chip Carrier (PLCC)
32A
- -
- -
15 50
44J
Notes:
1. For more information refer to the "Thermal Characteristics of Atmel's Packages", available on the Atmel web site. 2. Airflow = 0 ft/min.
13
2322D-CNFG-07/02
Figure 1. Ordering Code(1)
AT17LV65A-10PC
Voltage 3.3V Nominal to 5V Nominal
Size (Bits) 65 128 256 512 010 002 = 65K = 128K = 256K = 512K = 1M = 2M
Special Pinouts A = Altera
Package P J A = 8P3 = 20J = 32A
Temperature C = Commercial I = Industrial
Blank = Xilinx/Atmel/ Other
Note:
1. The 8-lead LAP and SOIC packages for the AT17LV65A/128A/256A do not have an A label. However, the 8-lead packages are pin compatible with the 8-lead package of Altera's EEPROMs, refer to the AT17LV65/128/256/512/010/002/040 datasheet available on the Atmel web site for more information.
Package Type 8P3 20J 32A 8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP) 20-lead, Plastic J-leaded Chip Carrier (PLCC) 32-lead, Thin (1.0 mm) Plastic Quad Flat Package Carrier (TQFP)
14
AT17LV65A/128A/256A/512A/002A
2322D-CNFG-07/02
AT17LV65A/128A/256A/512A/002A
Ordering Information(1)
Memory Size 64-Kbit(2)(7) Ordering Code AT17LV65A-10JC AT17LV65A-10JI 128-Kbit(7) AT17LV128A-10JC AT17LV128A-10JI 256-Kbit(3)(7) AT17LV256A-10JC AT17LV256A-10JI 512-Kbit(4)(7) AT17LV512A-10PC AT17LV512A-10JC AT17LV512A-10PI AT17LV512A-10JI 1-Mbit(5)(7) AT17LV010A-10PC AT17LV010A-10JC AT17LV010A-10QC AT17LV010A-10PI AT17LV010A-10JI AT17LV010A-10QI 2-Mbit(6)(7) AT17LV002A-10JC AT17LV002A-10QC AT17LV002A-10JI AT17LV002A-10QI Notes: Package 20J 20J 20J 20J 20J 20J 8P3 20J 8P3 20J 8P3 20J 32A 8P3 20J 32A 20J 32A 20J 32A Operation Range Commercial (0C to 70C) Industrial (-40C to 85C) Commercial (0C to 70C) Industrial (-40C to 85C) Commercial (0C to 70C) Industrial (-40C to 85C) Commercial (0C to 70C) Industrial (-40C to 85C) Commercial (0C to 70C) Industrial (-40C to 85C) Commercial (0C to 70C) Industrial (-40C to 85C)
1. Currently, there are two types of low-density configurators. The new version will be identified by a "B" after the datacode. The "B" version is fully backward-compatible with the original devices so existing customers will not be affected. The new parts no longer require a MUX for ISP. See programming specification for more details. 2. Use 64-Kbit density parts to replace Altera EPC1064. 3. Use 256-Kbit density parts to replace Altera EPC1213. 4. Use 512-Kbit density parts to replace Altera EPC1441. 5. Use 1-Mbit density parts to replace Altera EPC1 6. Use 2-Mbit density parts to replace Altera EPC2. Atmel AT17LV002A devices do not support JTAG programming; Atmel AT17LV002A devices use a 2-wire serial interface for in-system programming. 7. For operating voltage of 5V 10%, please refer to the 5V 10% AC and DC Characteristics.
15
2322D-CNFG-07/02
Packaging Information
8P3 - PDIP
E E1
1
N
Top View
c eA
End View
D e D1 A2 A
SYMBOL
COMMON DIMENSIONS (Unit of Measure = inches) MIN NOM MAX NOTE
A A2 b b2 b3 c D 0.115 0.014 0.045 0.030 0.008 0.355 0.005 0.300 0.240 0.310 0.250 0.100 BSC 0.300 BSC 0.115 0.130 0.130 0.018 0.060 0.039 0.010 0.365
0.210 0.195 0.022 0.070 0.045 0.014 0.400
2
5 6 6
3 3
b2 b3
4 PLCS
L
D1 E E1 e eA L
b
0.325 0.280
4 3
Side View
4 0.150 2
Notes:
1. This drawing is for general information only; refer to JEDEC Drawing MS-001, Variation BA for additional information. 2. Dimensions A and L are measured with the package seated in JEDEC seating plane Gauge GS-3. 3. D, D1 and E1 dimensions do not include mold Flash or protrusions. Mold Flash or protrusions shall not exceed 0.010 inch. 4. E and eA measured with the leads constrained to be perpendicular to datum. 5. Pointed or rounded lead tips are preferred to ease insertion. 6. b2 and b3 maximum dimensions do not include Dambar protrusions. Dambar protrusions shall not exceed 0.010 (0.25 mm).
01/09/02 2325 Orchard Parkway San Jose, CA 95131 TITLE 8P3, 8-lead, 0.300" Wide Body, Plastic Dual In-line Package (PDIP) DRAWING NO. 8P3 REV. B
R
16
AT17LV65A/128A/256A/512A/002A
2322D-CNFG-07/02
AT17LV65A/128A/256A/512A/002A
20J - PLCC
1.14(0.045) X 45
PIN NO. 1 IDENTIFIER
1.14(0.045) X 45
0.318(0.0125) 0.191(0.0075)
e E1 B E B1 D2/E2
D1 D A
A2 A1
0.51(0.020)MAX 45 MAX (3X)
COMMON DIMENSIONS (Unit of Measure = mm) SYMBOL A A1 A2 D D1 E Notes: 1. This package conforms to JEDEC reference MS-018, Variation AA. 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is .010"(0.254 mm) per side. Dimension D1 and E1 include mold mismatch and are measured at the extreme material condition at the upper or lower parting line. 3. Lead coplanarity is 0.004" (0.102 mm) maximum. E1 D2/E2 B B1 e MIN 4.191 2.286 0.508 9.779 8.890 9.779 8.890 7.366 0.660 0.330 NOM - - - - - - - - - - 1.270 TYP MAX 4.572 3.048 - 10.033 9.042 10.033 9.042 8.382 0.813 0.533 Note 2 Note 2 NOTE
10/04/01 2325 Orchard Parkway San Jose, CA 95131 TITLE 20J, 20-lead, Plastic J-leaded Chip Carrier (PLCC) DRAWING NO. 20J REV. B
R
17
2322D-CNFG-07/02
32A - TQFP
PIN 1 B
PIN 1 IDENTIFIER
e
E1
E
D1 D C
0~7 A1 L
COMMON DIMENSIONS (Unit of Measure = mm) SYMBOL A A1 A2 D D1 E MIN - 0.05 0.95 8.75 6.90 8.75 6.90 0.30 0.09 0.45 NOM - - 1.00 9.00 7.00 9.00 7.00 - - - 0.80 TYP MAX 1.20 0.15 1.05 9.25 7.10 9.25 7.10 0.45 0.20 0.75 Note 2 Note 2 NOTE
A2
A
Notes:
1. This package conforms to JEDEC reference MS-026, Variation ABA. 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch. 3. Lead coplanarity is 0.10 mm maximum.
E1 B C L e
10/5/2001 2325 Orchard Parkway San Jose, CA 95131 TITLE 32A, 32-lead, 7 x 7 mm Body Size, 1.0 mm Body Thickness, 0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP) DRAWING NO. 32A REV. B
R
18
AT17LV65A/128A/256A/512A/002A
2322D-CNFG-07/02
Atmel Headquarters
Corporate Headquarters
2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 487-2600
Atmel Operations
Memory
2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314
RF/Automotive
Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany TEL (49) 71-31-67-0 FAX (49) 71-31-67-2340 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759
Europe
Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500
Microcontrollers
2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314 La Chantrerie BP 70602 44306 Nantes Cedex 3, France TEL (33) 2-40-18-18-18 FAX (33) 2-40-18-19-60
Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom
Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France TEL (33) 4-76-58-30-00 FAX (33) 4-76-58-34-80
Asia
Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369
ASIC/ASSP/Smart Cards
Zone Industrielle 13106 Rousset Cedex, France TEL (33) 4-42-53-60-00 FAX (33) 4-42-53-60-01 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759 Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland TEL (44) 1355-803-000 FAX (44) 1355-242-743
Japan
9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581
Atmel Programmable SLI Hotline
(408) 436-4119
e-mail
literature@atmel.com
Atmel Programmable SLI e-mail
configurator@atmel.com
Web Site
http://www.atmel.com
FAQ
Available on web site
(c) Atmel Corporation 2002. Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.
Atmel(R) is the registered trademark of Atmel. FLEXTM is the trademark of Altera Corporation; ORCA TM is the trademark of Lucent Technologies, Inc.; SPARTAN (R) and Virtex(R) are the registered trademarks of Xilinx, Inc.; XC3000TM, XC4000 TM and XC5200 TM are the trademarks of Xilinx, Inc.; APEX TM is the trademark of MIPS Technologies; Other terms and product names may be the trademarks of others. Printed on recycled paper.
2322D-CNFG-07/02 xM

▲Up To Search▲

Price & Availability of AT17LV65A

	To Download AT17LV65A Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .